High-Speed NAND Tech Notes

Type Secure Title & Description ID# Updated Size
NAND Flash Performance Increase :  Customers using the PAGE READ CACHE MODE operation provided in Micron NAND Flash devices will realize significant performance gains in systems requiring increased data volume at a much faster rate. TN-29-01 05/2007 205.94 KB
Small Block vs. Large Block NAND Devices:  Large-block NAND Flash devices offer significant performance increases over their small-block NAND Flash counterparts for READ, PROGRAM, and ERASE operations. TN-29-07 05/2007 387.87 KB
NAND Flash Security:  Using Micron NAND Flash security features to implement component and code authentication security solutions, designers can protect critical system components and proprietary system software from unwanted attacks and alterations. TN-29-11 05/2007 189.32 KB
Monitoring Ready/Busy Status in 2, 4, and 8Gb Micron NAND Flash Devices:  Four options for determining the NAND Flash ready/busy device status are presented with detailed explanations of each option. TN-29-13 05/2007 96.08 KB
NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command:  This technical note discusses the benefits of PROGRAM PAGE CACHE MODE operations over normal PROGRAM PAGE operations. It also provides specific timing examples and instructions for performing PROGRAM PAGE CACHE MODE operations. Rev. C TN-29-14 02/2010 266.14 KB
Boot-from-NAND Using Micron MT28F1G08ABA NAND Flash with the Texas Instruments OMAP 2420 Processor:  Describes Boot-from-NAND using Micron MT29F1G08ABA NAND Flash with the Texas Instruments OMAP 2420 processor. TN-29-16 06/2007 435.55 KB
Booting from Embedded MMC:  Describes booting from an embedded ARM processor in the MMC environment TN-29-18 06/2008 282.02 KB
NAND Flash 101 - An Introduction to NAND Flash and How to Design It In to Your Next Product:  Provides an introduction to NAND Flash and how to design it into your next product. Rev. B TN-29-19 04/2010 968.5 KB
Improving NAND Flash Performance Using Two-Plane Command Enabled Micron Devices:  Describes the performance benefits of Micron two-plane commands, and provides implementation guidelines for making the best use of two-plane capabilities TN-29-25 09/2008 123.28 KB
NAND Flash Status Register Response in Cache Programming Operations:  Describes status register responses when operating in cache programming modes TN-29-26 06/2007 253.71 KB
Memory Management in NAND Flash Arrays:  Describes common NAND Flash memory-management methods for effective use of the NAND Flash memory array TN-29-28 12/2009 271.42 KB
Using COPYBACK Operations to Maintain Data Integrity in NAND Flash Devices:  Describes how to use COPYBACK operations in NAND Flash devices TN-29-41 10/2008 101.39 KB
Wear-Leveling Techniques in NAND Flash Devices:  Highlights the importance of wear leveling, explains two wear-leveling techniques, and discusses implementing wear leveling TN-29-42 10/2008 268.3 KB
NAND Flash Performance Improvement Using Internal Data Move:  NAND data management capabilities and higher system performance through NAND Flash internal data moves TN-29-15 03/2010 219.17 KB
IBIS Behavioral Models:  Micron has been a member of the IBIS Open Forum for many years and fully supports the IBIS specification. IBIS models for most Micron products are available for download from the Micron Web site. TN-00-07 11/2009 163.98 KB
Thermal Applications:  Defines a general method and criteria for measuring and ensuring that Micron components and modules do not exceed the maximum allowable temperature TN-00-08 05/2010 252.18 KB
Understanding Quality and Reliability Requirements for Bare Die Applications:  Describes the quality and reliability requirements for bare die applications TN-00-14 10/2009 152.83 KB
Recommended Soldering Parameters:  Defines the recommended soldering techniques and parameters for Micron Technology, Inc., products. TN-00-15 03/2007 69.09 KB
Uprating of Semiconductors for High-Temperature Applications:  Describes the issues associated with temperature uprating and the risks involved in using components and/or systems outside the manufacturer's environmental specifications TN-00-18 05/2010 428.33 KB
Understanding Signal Integrity:  Describes how memory design, test, and verification tools can be used to the greatest advantage, from conception of a new product through end of life TN-00-20 12/2009 1.52 MB
SEMI Wafer Map Format:  Micron has adopted the wafer map file format approved by Semiconductor Equipment and Materials International (SEMI). With SEMI formatting, Micron's customers can be confident they will always receive consistent, compatible, reliable map files. TN-00-21 02/2009 110 KB
Thinning Considerations for Wafer Products:  Information on optimal wafer-thinning processes to meet specific customer requirements TN-00-19 10/2009 73.58 KB
Micron® ECC Module for NAND Flash via Xilinx® Spartanâ„¢-3 FPGA:  Micron® ECC module was developed and tested using Xilinx® Spartanâ„¢-3 and can be ported to certain other platforms of the user’s choosing. TN-29-05 05/2007 997.75 KB
Micron® NAND Flash Controller via Xilinx® Spartanâ„¢-3 FPGA:  Describes the Micron NAND Flash controller, techniques for interfacing the NAND Flash device with a processor, and use of the Micron glueless interface to interface a processor with NAND Flash memory. TN-29-06 06/2007 872.4 KB
TN-29-37: Comparing 40 and 50-Series SLC NAND Flash Devices:  Prior to conversion, Micron recommends that the target design take into account the product data sheet and the specific changes highlighted in this technical note. This Technical note covers the M58A, M59A & M50A products. TN-29-37 01/2009 728.87 KB
Moisture Absorption in Plastic Packages:  Describes shipping procedures for preventing memory devices from absorbing moisture and recommendations for baking devices exposed to excessive moisture TN-00-01 02/2010 87.26 KB
NAND Flash Controller on Spartan-3:  This technical note describes the Micron NAND Flash controller, techniques for interfacing the NAND Flash device with a processor and use of the Micron glueless interface to interface a processor with NAND Flash memory. TN-29-06 06/2007 872.4 KB
ECC Module for Xilinx Spartan-3:  Describes the Micron® ECC module that was developed and tested using Xilinx® Spartanâ„¢-3 and can be ported to certain other platforms of the user’s choosing. TN-29-05 05/2007 997.75 KB
Accelerate Design Cycles with Simulation Models:  Micron supplies the tools and guidelines necessary to verify new designs prior to layout. This technical note discusses software model support, signal integrity optimization, and logic circuit design. TN-00-09 02/2010 206.91 KB
Determining NAND Flash Ready/Busy Status:  Systems that utilize NAND Flash memory can use either the ready/busy pin or the status register to determine whether a Micron® NAND Flash device is busy or ready to accept a new command. This technical note addresses the use of status register bit 5, which indicates the ready/busy status of the NAND Flash device. TN-29-13 02/2010 136.48 KB
TN-29-51: Migrating from 50-Series to 60-Series SLC NAND Flash Devices:  Migrating from 50-Series to 60-Series SLC NAND Flash Devices; M58A, M59A, M50A, M68A, M69A, M60A TN-29-51 05/2011 121.59 KB
TN-29-52: Migrating 1Gb 48nm and 2Gb/4Gb 57nm SLC NAND Flash Memory to 34nm:  Provides guidelines for migrating 1Gb 48nm and 2Gb/4Gb 57nm SLC, large-page NAND Flash memory to 34nm technology (M60A, M69A & M68A) TN-29-52 10/2010 180.46 KB
TN-29-17: NAND Flash Design and Use Considerations:  Describes design and use considerations for NAND Flash memory, focusing on bad-block identification and error correction. TN-29-17 09/2010 226.04 KB
Migrating from a Chip Enable Care to a Don't Care NAND Flash Memory:  The purpose of this application note is to highlight the differences between Chip Enable don’t care and Chip Enable care devices. AN2365 10/2010 265.78 KB
Micron Wire-Bonding Techniques:  This technical note provides guidance on wire bonding techniques for both nickel-palladium (NiPd) and aluminum (Al) bond pads on Micron products. TN-00-22 11/2010 66.13 KB
Bypass Capacitor Selection for High-Speed Designs:  Describes bypass capacitor selection for high-speed designs. TN-00-06 03/2011 481.9 KB
Enabling a Flash Memory Device into the Linux MTD:  The technical note introduces the Linux memory technology device (MTD) architecture and provides a basis for understanding how to enable new devices and new features into the Linux MTD. TN-00-25 05/2011 528.81 KB
Hamming Codes for NAND Flash Memories:  Outlines hamming codes NAND Flash memory TN-29-08 05/2007 229.46 KB
TN-29-56: Enabling On-Die ECC for OMAP3 on Linux/Android OS:  Enabling NAND On-Die ECC for OMAP3 Using Linux/Android OS with YAFFS2. M60A, M69A, M68A. TN-29-56 12/2010 331.14 KB
TN-29-57: Migrating from 50-Series to 60-Series SPI NAND:  Supplements the product change notification (PCN) covering the transition from Micron® 50-series (50nm) to 60-series (34nm) single-level cell (SLC) SPI NAND Flash devices. TN-29-57 05/2011 164.87 KB
TN-29-58: ONFI NV-DDR2 Design Guide:  Rev. A TN-29-58 03/2011 685.04 KB
Bad Block Management in NAND Flash Memory:  This technical note explains how to recognize factory-generated bad blocks and manage bad blocks that develop during the lifetime of NAND Flash memory. TN-29-59 10/2010 317.81 KB
Garbage Collection in SLC NAND Flash Memory:  This technical note describes the recommended garbage collection algorithm to be implemented in the Flash Translation Layer (FTL) software for single-level cell (SLC) NAND Flash memory devices. AN1821 10/2010 207.37 KB
Wear Leveling in NAND Flash Memory:  This technical note describes the recommended wear leveling algorithm to be implemented in the FTL software for NAND Flash memory. TN-29-61 10/2010 213.59 KB
Software Device Drivers for Large Page Micron NAND Flash Memory Devices:  This technical note explains how to use the Micron large page NAND Flash memory software device drivers. TN-29-62 10/2011 624.45 KB
Error Correction Code in SLC NAND Flash:  This technical note describes how to implement error correction code (ECC) in Micron small page and large page single-level cell (SLC) NAND Flash memory that can detect 2-bit errors and correct 1-bit errors per 256 or 512 bytes. TN-29-63 10/2010 486.67 KB
Software Device Drivers for Small Page Micron NAND Flash Memory:  This technical note explains how to use the Micron small page NAND Flash memory software drivers. TN-29-64 10/2010 889.73 KB
Software Device Drivers for Very Large Page Micron NAND Flash Memory:  This technical note explains how to use the Micron very large page NAND Flash memory software device drivers. TN-29-65 10/2010 405.64 KB
Enabling Software BCH Error Correction Code (ECC) on a Linux Platform:  This technical note addresses applications using existing 1-bit ECC processors to enable Micron MT29F1GxxABxDA, MT29F2GxxABxEA, MT29F4GxxABxDA, and MT29F1GXXABXEA NAND Flash memory devices with software BCH ECC. TN-29-71 04/2012 688.7 KB

Please Note: To view Secure Documents (Secure Lock) please log in or click on a secured document to request access.